

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.

#9/Amdt A  
PATENT APPLICATION

5.20.03  
042390.P12397  
C. Moore

Amendment

Amendment to Title

Please change the title of the specification from:

[PACKAGE FOR A NON-VOLATILE MEMORY DEVICE INCLUDING  
INTEGRATED PASSIVE DEVICES AND METHOD FOR MAKING THE SAME]

to:

"PACKAGES FOR A NON-VOLATILE MEMORY DEVICE INCLUDING  
INTEGRATED PASSIVE DEVICES"

Amendment to the Specification

Applicants have just discovered that the version of the specification sent to the Patent Office contains several grammatical errors. This is because the secretary who filed the case included the wrong version of the specification.

Applicants are inclosing a new specification for the application that that represents the specification intended to be sent to the PTO. Please note this version includes the appropriate underlining and bracketing to indicate what has been changed from the version currently in the file.

Applicants do not believe this amendment adds any new matter as support for the amendment can be found in the specification and claims as originally filed. Applicants are willing to file a supplemental oath and declaration if requested by the Examiner, although Applicants do not believe one is needed.

Please replace pages 2-7 of the specification with the following.

PATENT APPLICATION

042390.P12397

PACKAGE FOR A NON-VOLATILE MEMORY DEVICE INCLUDING INTEGRATED  
PASSIVE DEVICES AND METHOD FOR MAKING THE SAME

**BACKGROUND**

91  
Memory devices such as, for example, non-volatile memory devices often involve the use of programming/erasing voltage potentials that are typically different than the normal operating voltage potentials. As a result, the memory devices may be connected to additional circuitry that generates and regulates the voltage potentials used to program or erase the memory device. However, the additional circuitry may increase the cost associated with the memory devices. The additional circuits and components may also affect the reliability of the memory device as there are more components involved [whose failure] whose failures may result in a failure of the operation of the memory.

Thus, there is a continuing need for better ways to package memory devices.

**BRIEF DESCRIPTION OF THE DRAWINGS**

The subject matter regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of operation, together with objects, features, and advantages thereof, may best be understood by reference to the following detailed description when read with the accompanying drawings in which:

[The sole figure is an enlarged] FIG. 1 is a cross-sectional view of a package [for an integrated circuit] in accordance with an embodiment of the present invention;

FIG. 2 is an alternative view of the package shown in FIG. 1; and  
FIGs. 3 and 4 are cross-sectional views of packages in accordance with alternative embodiments of the present invention.

PATENT APPLICATION

042390.P12397

It will be appreciated that for simplicity and clarity of illustration, elements illustrated in the figure have not necessarily been drawn to scale. For example, the dimensions of some of the elements are exaggerated relative to other elements for clarity.

**DETAILED DESCRIPTION**

In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the present invention.

In the following description and claims, the terms "coupled" and "connected," along with their derivatives, may be used. It should be understood that these terms are not intended as synonyms for each other. Rather, in particular embodiments, "connected" may be used to indicate that two or more elements are in direct physical or electrical contact with each other. "Coupled" may mean that two or more elements are in direct physical or electrical contact. However, "coupled" may also mean that two or more elements are not in direct contact with each other, but yet still co-operate or interact with each other.

Turning to FIG. 1, an embodiment 100 in accordance with the present invention is described. A ball grid array (BGA) package [10] 26 may include a substrate [12] 28 that may be electrically coupled to external circuitry using a multiplicity of solder balls

## PATENT APPLICATION

042390.P12397

[25.] 35. It should be understood that the scope of the present invention is not limited to BGA packages, as other packages may be alternatively used.

Package [10] 26 may contain an integrated circuit die [14] 29 attached to the substrate [12,] 28, for example using a suitable adhesive. The [16. Adhesive 16] may comprise a non-conductive material so as to provide electrical isolation between substrate [12] 28 and integrated circuit die [14] 29. Alternatively, the adhesive [16] may comprise a conductive material so as to electrically couple integrated circuit [14] 29 to substrate [12] 28 or the underlying solder balls [25.] 34.

Although the scope of the present invention is not limited in this respect, integrated circuit die [14] 29 may include a non-volatile memory arrays such as an electrically programmable read-only [memories (EPROMs),] memory (EPROM), electrically erasable and programmable read only [memories (EEPROMs), single-] memory (EEPROM), single-bit [bit] flash memory, multi-bit flash memory, etc.

In one embodiment, all or a portion of a voltage regulator circuit may be formed [within package 10.] underlying package 26. The voltage regulator may be used to provide voltage potentials to be used during the operation of integrated circuit die [14.] 29. For example, although the scope of the present invention is not limited in this respect, the voltage regulator may provide voltage potentials to program and/or erase the non-volatile memory within integrated circuit die [14.] 29.

Although the scope of the present invention is not limited in this respect passive components [16a and 16b may be formed and molded within package 10.] 60-61 may be mounted to substrate 28 underlying integrated circuit die 29. For example passive components [16a and 16b] 60-61 may include components such as capacitors,

## PATENT APPLICATION

042390.P12397

inductors, resistive elements, or other integrated components associated with charge pump circuitry, voltage regulator circuitry, etc. Although this list is not meant to be exhaustive as any number of active or passive devices may be molded in package [10] 26 if desired.

Passive components 60-61 may be mounted or attached to the [upper surface of integrated circuit die 14,] underlying surface of substrate 28 using, for example using an adhesive 18. Adhesive 18 may comprise a non-conductive material such as, for example, an epoxy so as to provide electrical isolation between passive components 60 and 61 and substrate 28. Although the scope of the present invention is not limited in this respect, for in alternative embodiments, adhesive 18 may comprise some conductive material (e.g. solder paste) so as to electrically couple passive components 60-61 to integrated circuit die [14.] 29. The thickness of adhesive layer may be varied as desired, but may be less than about 0.1 millimeters so as to reduce the overall thickness of package [10.] 26.

[[Please feel free to elaborate on the epoxy process]]

Wire bonds 20 may be formed between [passive components 60-61 and substrate 12, or between] integrated circuit die [14] 29 and substrate [12] 28 as shown in FIG. 1. Alternatively, or in addition to, wire bonds 20 may be formed between passive components 60-61 [and integrated circuit die 14.] substrate 28. Wire bonds 20 may provide electrical connection to integrated circuit die [14,] 29, substrat [12] 28 and/or

## PATENT APPLICATION

042390.P12397

any of the underlying solder balls [25.] 34. Although the scope of the present invention is not limited in this [Thereafter,] respect, integrated circuit die [14 and passive components 60-61] 29 may be molded in a non-conductive encapsulant 24 to form a molded array package (MAP). [although the scope of the present invention is not limited in this respect.]

Although only a few passive components are shown in FIG. 1, it should be understood that in alternative embodiments just one or all the passive components associated with the operation of integrated circuit die 14 may included within package 10. In addition, it should be understood that the scope of the present invention is not limited in application to only non-volatile memory devices, or only to memory devices in general.

As shown in FIG. 2, passive components 60-61 may be mounted so that they are centrally located 33 within an array of solder balls 34, although the scope of the present invention is not limited in this respect. This may be desirable so as to enable footprint compatibility with existing non-PSIP packages and save on cost of new test hardware and printed circuit boards.. However, in alternative embodiments, passive components 60-61 may be placed external to the array of solder balls 34. In addition, passive components 60-61 may be placed anywhere on the underlying surface of substrate 28 to take into account such factors as heat dissipation or the electrical noise/ interference the components may create.

In addition, it may be desirable to select the size of passive components and/or solder balls 34 so that the height of passive components 60-61 is less than the height of solder balls 34 so that passiv components 60-61 do not interf re with mounting package 26 to other components or boards, although the scope of th pres nt invention

## PATENT APPLICATION

042390.P12397

is not limited in this respect. In other embodiments of the present invention, such as those shown in FIG. 3, passive components 60-61 may have a height greater than solder balls 34 (i.e. passive components 60-61 extended further outward from substrate 28). The height may be compensated for by having a cavity 300 or other recess in the location on the printed circuit board corresponding to passive components 60 so that passive components 60-61 do not interfere with the use and mounting of package 26.

Turning to FIG. 4, yet another embodiment of the present invention is described. To further reduce the risk that passive components 60-61 would interfere with the mounting of BGA package 26, it may be desirable to mount passive components 60-61 in a cavity 400 in substrate 28. Cavity 400 may be formed in a variety of ways. For example, although the scope of the present invention is not limited in this respect, cavity 400 may be machined, pressed, or etched out of substrate 28. Alternatively, substrate 28 may be formed by combining several substrates that have different thicknesses.

Accordingly, the embodiment illustrated in the figure demonstrates a power supply in package (PSIP arrangement where at least portions of the circuitry or components associated with the operation of integrated circuit die 14 may be mounted to integrated circuit die 14 and within package 10. Package 10 may substantially maintain the form factor of a corresponding non-PSIP packages (e.g. separate packages for the memory device, for the passive components, and for the voltage regulator) so that package 10 may fit within the space allocated on boards for corresponding non-PSIP packages that perform substantially the same features. As a result, a compact package 10 may be achieved that has lower manufacturing costs



**PATENT APPLICATION**

**042390.P12397**

while substantially maintaining the form factor of corresponding (but more expensive) non-PSIP packages.

While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes, and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.